Introduction {#Sec1}
============

Antimony selenide (Sb~2~Se~3~) has recently emerged as a promising green alternative to CdTe solar cells because it possesses very attractive optoelectronic properties such as proper bandgap (about 1.03 eV indirect and 1.17 eV direct) for the absorption of a significant portion of the solar spectrum, high optical absorption coefficient (greater than 10^5^ cm^−1^) and decent carrier mobility (about 10 cm^2^ V^−1^ s^−1^)^[@CR1]--[@CR3]^. Besides, because it is a binary compound with high vapor pressure, a fast, low temperature vacuum-based deposition technique can be employed like the ones established in CdTe photovoltaics. It also possesses a one-dimensional crystal structure with loose van der Waals interaction between ribbons^[@CR1]^, thereby enabling grain boundaries free of dangling bonds in *c*-axis-oriented films and minimizing recombination losses therein. Furthermore, the earth-abundant elemental compositions of Sb~2~Se~3~ as well as its easy fabrication promise low-cost manufacturing. All these attributes suggest the great potential of Sb~2~Se~3~ for high-efficiency thin film solar cell and commercial application.

However, the highest power conversion efficiency (PCE) of Sb~2~Se~3~ thin film solar cells with a CdS/Sb~2~Se~3~ superstrate configuration is so far 5.6%^[@CR2],\ [@CR4]--[@CR11]^, and with a ZnO/Sb~2~Se~3~ superstrate configuration 5.93%^[@CR1]^. Employing PbS colloidal quantum dots (QDs) as the hole transport layer, as-fabricated device CdS/Sb~2~Se~3~/PbS QDs demonstrated an efficiency of 6.5%^[@CR12]^. Rapid thermal evaporation (RTE) was used to fabricate all above-mentioned Sb~2~Se~3~ solar cells. RTE is a process similar to close-space sublimation^[@CR2]^, in which the vapor is limited to a confined space and rapidly deposits on the substrate. The distance from the substrate to the evaporation source is only 0.8 cm, and the whole deposition is performed within 35 s. The small confined space and the rapid deposition increase the difficulty of mixing the vapor particles (Se, Sb and Sb~*x*~Se~*y*~) evenly, potentially promoting defect formation. The formation of defects, such as interstitial and antisite defects, accelerates nonradiative recombination and degrades device performance^[@CR13]--[@CR16]^. Furthermore, limited by our RTE facility, a simple one-zone tube furnace, the source and substrate temperatures are strongly correlated, which seriously hinders the independent optimization of both substrate and source temperature. These problems in our RTE technique have seriously restricted the development of Sb~2~Se~3~ solar cells. Therefore, we urgently need to explore alternative strategies to further improve Sb~2~Se~3~ film quality and device performance.

Here, we develop a vapor transport deposition (VTD) process to fabricate record efficiency Sb~2~Se~3~ thin film solar cells. In the VTD process, both the substrate temperature and the distance between source and substrate are adjustable, enabling not only highly oriented Sb~2~Se~3~ film, but also enormously improved film crystallinity and reduced bulk and interfacial defects in Sb~2~Se~3~ solar cells. In addition, the VTD process is a proven low-cost and fast-turnaround manufacturing method for commercial CdTe solar cells^[@CR17],\ [@CR18]^, and adopting this technique for Sb~2~Se~3~ technology could facilitate the commercial competitiveness of Sb~2~Se~3~ solar cells. After optimizing the Sb~2~Se~3~ films via VTD process, we obtain the champion indium tin oxide (ITO)/CdS/Sb~2~Se~3~/Au solar cells with a certified efficiency of 7.6%, which is a record of all Sb~2~Se~3~ thin film solar cells by far^[@CR1],\ [@CR2],\ [@CR4]--[@CR12],\ [@CR19],\ [@CR20]^ and represents a net 2% efficiency gain over previous report with the same device configuration^[@CR2]^. We comparatively analyze the physical properties of VTD-fabricated and RTE-fabricated Sb~2~Se~3~ devices by X-ray diffraction (XRD), transient absorption (TA) spectroscopy and deep-level transient spectroscopy (DLTS). We find that the VTD-fabricated devices possess much higher film crystallinity, longer carrier lifetime and fewer bulk and interfacial defects than RTE-fabricated devices. Especially, the reduced density of defect complex (Sb~Se~+Se~Sb~) enhances the device performance by decreasing the photo-generated carrier recombination.

Results {#Sec2}
=======

Fabrication of Sb~2~Se~3~ films via VTD process {#Sec3}
-----------------------------------------------

A schematic representation of VTD system is shown in Fig. [1a](#Fig1){ref-type="fig"}. The Sb~2~Se~3~ powder and the substrate were placed in the center and at the right end of the heater, respectively. The full deposition details are provided in experimental section. Hereby, the heating temperature of the evaporation source, the pressure in quartz tube and the substrate temperature are the key factors that determining the quality of final Sb~2~Se~3~ films. The distance between the substrate and the heating center was varied to achieve adjustable substrate temperature. We deposited Sb~2~Se~3~ films at different heating temperatures, pressures and substrate temperatures. XRDs of all Sb~2~Se~3~ films were measured to characterize the crystallinity and orientation of these films, which is shown in Supplementary Fig. [1](#MOESM1){ref-type="media"}. All the Sb~2~Se~3~ films had a preferred \[221\] orientation with the only difference being the intensity of the diffraction peaks. As Sb~2~Se~3~ is composed of one-dimensional (Sb~4~Se~6~)~*n*~ ribbons stacking together via weak van der Waals force, a proper film orientation is crucial for facile carrier transport in the film^[@CR1],\ [@CR2]^. Our previous reports have demonstrated that \[221\]-orientation enhances carrier transport across Sb~2~Se~3~ film^[@CR1],\ [@CR2],\ [@CR6],\ [@CR8]^. Therefore, with the film thickness and measurement details kept strictly identical, we utilized the intensity of (221) XRD peaks in Sb~2~Se~3~ films to evaluate their crystallinity. The crystallinity evolution of Sb~2~Se~3~ films deposited on CdS layers with varied evaporation temperature, pressure and distance was investigated, as shown in Fig. [1b](#Fig1){ref-type="fig"}. By carefully optimizing the three key factors, Sb~2~Se~3~ film with the highest crystallinity was obtained when the evaporating temperature was set at 510 °C, the pressure was 3.2 Pa and the distance from the substrate to the heating center was 21 cm. Here, the actual temperature curves of powder and substrate were monitored during the heating and cooling steps. The input temperature program and the measured temperature curves of substrate and powder are shown in Supplementary Fig. [2](#MOESM1){ref-type="media"}. This heating profile and substrate distance corresponded to the maximum actual source and substrate temperatures of 540 °C and 390 °C, respectively, as monitored by the thermocouples.Fig. 1Fabrication of CdS/Sb~2~Se~3~ solar cells. **a** Schematics of our VTD system. **b** Evolution of crystallinity with the optimization of deposition condition. **c** The device structure of our Sb~2~Se~3~ solar cells

The crystallinity evolution of Sb~2~Se~3~ films indicates the importance of evaporation temperature, pressure and substrate temperature in VTD process. High evaporation temperature increases the kinetic energy of vapor particles and the surface mobility of adatoms on the substrate^[@CR21]^. On the other hand, high pressure can increase in-flight collisions with background gas atoms, and then reduced the kinetic energy of vapor particles^[@CR21],\ [@CR22]^. In addition, increasing the substrate temperature will lead to the increased surface mobility of adatoms^[@CR22]^. Hence, the kinetic energy of vapor particles and surface mobility of adatoms are ultimately defined by combination of evaporation temperature, pressure and substrate temperature. During the Sb~2~Se~3~ film deposition, vapor particles with proper kinetic energy and adatoms with proper surface mobility are mandatory for high-quality Sb~2~Se~3~ films. Energetic vapor particles and high mobility of adatoms may increase the instability of adatoms, causing displacements of lattice and consequently creating lattice defects^[@CR21],\ [@CR22]^. Such defects may act as new nucleation sites and increase nucleation density of adatoms^[@CR22]^. In the extreme, the increased lattice defects and nucleation density may result in decreased crystallinity and quality of the film. That is why the crystallinity of the Sb~2~Se~3~ film decreased when deposited at overly high evaporation temperature, lower pressure and closer distance to evaporation source.

Device performance {#Sec4}
------------------

The Sb~2~Se~3~ absorber layers were fabricated under the above-mentioned conditions, and the corresponding device structure ITO/CdS/Sb~2~Se~3~/Au is shown in Fig. [1c](#Fig1){ref-type="fig"}. The dependence of device performance on different evaporation temperatures, pressures and distances is summarized in Fig. [2](#Fig2){ref-type="fig"}. The variation trend of PCE is similar to the crystallinity evolution of Sb~2~Se~3~ films (Fig. [1b](#Fig1){ref-type="fig"}), which indicates that device performance strongly correlates with the crystallinity of Sb~2~Se~3~ film. As can be seen from Fig. [2](#Fig2){ref-type="fig"}, the best PCE, open-circuit voltage (*V*~OC~), short-circuit current density (*J*~SC~) and fill factor (FF) were obtained under the deposition condition where the highest film crystallinity was achieved (Fig. [1b](#Fig1){ref-type="fig"}). After carefully optimizing Sb~2~Se~3~ films and devices, the champion device with a certified power conversion efficiency of 7.6% was obtained (certificate included in Supplementary Fig. [3](#MOESM1){ref-type="media"}). This value represents the highest PCE of all Sb~2~Se~3~ thin film solar cells reported so far^[@CR1],\ [@CR2],\ [@CR4]--[@CR12]^, which is 2% higher than previous 5.6% certified efficiency with the same device configuration^[@CR2]^. Figure [3a](#Fig3){ref-type="fig"} shows the light current density-voltage (*J-V*) curve of the champion VTD-fabricated CdS/Sb~2~Se~3~ solar cell with certified PCE of 7.6%, *V*~OC~ of 0.42 V, *J*~SC~ of 29.9 mA cm^−2^ and FF of 60.4%. The *J-V* curve of a RTE-fabricated solar cell with PCE of 5.6% (*V*~OC~ = 0.39 V, *J*~SC~ = 25.3 mA cm^−2^ and FF = 56.4%) is also included in Fig. [3a](#Fig3){ref-type="fig"} for comparison. Obviously, every performance parameter of the VTD-fabricated solar cell, especially *J*~SC~, is larger than that of the RTE-fabricated device.Fig. 2Deposition condition-dependent photovoltaic characteristics. **a** Power conversion efficiency (PCE), **b** open-circuit voltage (*V*~OC~), **c** short-circuit current density (*J*~SC~) and **d** fill factor (FF) of the CdS/Sb~2~Se~3~ solar cells fabricated by VTD process. A total of 135 devices are included for the statistics analysis. Solid sphere symbols and error bars indicate average values and standard deviations, respectivelyFig. 3Device performance and light intensity-dependent *J*~SC~ and *V*~OC~ of devices. **a** The light *J-V* curves of VTD- and RTE-fabricated devices under AM1.5 G illumination. The *J-V* curve of the VTD-fabricated device with certified efficiency of 7.6% (area = 0.091 cm^2^) was measured by National Institute of Metrology on 1 September 2017. The calibration certificate number is GXtc2017-1987 (Supplementary Fig. [3](#MOESM1){ref-type="media"}). **b** EQE and integrated *J*~SC~ of the VTD- and RTE-fabricated devices. Light intensity-dependent **c** *J*~SC~ and **d** *V*~OC~. Neutral-density filters (THORLABS) were used to control the light intensity

We further checked the external quantum efficiency (EQE) of the two devices (Fig. [3b](#Fig3){ref-type="fig"}) to investigate their photo-response. The EQE spectrum of VTD-fabricated device demonstrated a higher photo-response from 520 nm (the absorption onset of CdS layer) to 1100 nm than that of RTE-fabricated device. The maximum EQE of VTD-fabricated device was close to 90% between 540 and 720 nm. For comparison, the device fabricated by our RTE technique only had the maximum EQE of about 85%. This suggests the VTD-fabricated devices possess very low recombination losses of photo-generated carriers and long carrier lifetimes at CdS/Sb~2~Se~3~ interface and in the whole Sb~2~Se~3~ absorber^[@CR23]^. In Fig. [3b](#Fig3){ref-type="fig"}, we derived the current density of 29.8 and 25.1 mA cm^−2^ by integrating the EQE spectra with standard AM1.5 spectrum to further validate our *J*~SC~ values, which agreed with the experimental values of 29.9 and 25.3 mA cm^−2^ very well, respectively. Furthermore, a solar cell with initial PCE of 7.25% was stored in ambient air for about 40 days without encapsulation. This representative device was measured every week to monitor the stability of Sb~2~Se~3~ film solar cell, and the results are displayed in Supplementary Fig. [4a](#MOESM1){ref-type="media"}. The PCE remained unchanged during the whole process. For the stability of device under continuous illumination, Supplementary Fig. [4b](#MOESM1){ref-type="media"} shows slight decrease for CdS/Sb~2~Se~3~ device but no decrease for ZnO/Sb~2~Se~3~ device, which is consistent with the previous report^[@CR1]^. These results indicate that VTD process is a simple and effective technique for producing high-efficiency and stable Sb~2~Se~3~ thin film solar cells.

Carrier recombination in CdS/Sb~2~Se~3~ solar cells {#Sec5}
---------------------------------------------------

From the improved EQE of VTD-fabricated devices, we inferred that the carrier transport was enhanced, and recombination loss was reduced in the active Sb~2~Se~3~ layer by VTD process. Therefore, to further clarify the carrier recombination processes in Sb~2~Se~3~ solar cells, we performed light-intensity-dependent *J*~SC~ and *V*~OC~ measurements on the VTD- and RTE-based photovoltaic devices. The complete sets of *J-V* curves are given in Supplementary Fig. [5](#MOESM1){ref-type="media"}. Figure [3c](#Fig3){ref-type="fig"} illustrates *J*~SC~ as a function of light intensity (*I*). Herein, *J*~SC~ was fitted according to the power law dependence (*J*~SC~ ∝ *I* ^*α*^) by the log--log scale plot. The power value *α* for both devices is 0.9, close to unity (first-order). This means that trap-assisted recombination is present in both solar cells and is the dominating loss mechanism^[@CR24],\ [@CR25]^. The light-intensity-dependent *V*~OC~ can provide critical insights into the recombination mechanism in the solar cells^[@CR26]^. For *V*~OC~ measurement, the device is open circuit, so there is no current extraction from the devices, and all photo-generated carriers recombine in Sb~2~Se~3~ film. Thus, the carrier recombination process can be reflected based on the relationship of *V*~OC~ ∝ *n*(*k*~B~*T/q*)ln(*I*), where *k*~B~ is the Boltzmann constant, *T* is the temperature and *q* is elementary charge^[@CR26]--[@CR29]^. *n*(*k*~B~*T/q*) is the slope of *V*~OC~ vs. the natural logarithm of light-intensity ln(*I*). For trap-free solar cells, the slope of *V*~OC~ vs. ln(*I*) should be *k*~B~*T/q* (i.e., *n* = 1)^[@CR26],\ [@CR29]^. For our devices, as shown in Fig. [3d](#Fig3){ref-type="fig"}, the slopes obtained by linear fitting were 1.23(*k*~B~*T/q*) for the VTD-fabricated device and 1.51(*k*~B~*T/q*) for the RTE-fabricated device. This, again, indicates the presence of trap-assisted Shockley--Read--Hall (SRH) recombination in both devices^[@CR29],\ [@CR30]^. The slope was decreased from 1.51(*k*~B~*T/q*) to 1.23(*k*~B~*T/q*) by using VTD process, suggesting reduced trap-assisted recombination in VTD-fabricated devices^[@CR28],\ [@CR31]^. We measured the TA decay of the two devices to investigate the carrier lifetime (Supplementary Fig. [6](#MOESM1){ref-type="media"}). For the steady-state absorption (Supplementary Fig. [7](#MOESM1){ref-type="media"}) of VTD- and RTE-fabricated Sb~2~Se~3~ films, the absorption rose to the maximum at around 940 nm. Thus, the transient kinetic decay was monitored at 940 nm. By fitting the kinetic decay data, the longer carrier lifetime (1339 ps) was obtained in VTD-fabricated device than that (1149 ps) of RTE-derived device. Longer carrier lifetime not only permits more efficient carrier collection and hence larger *J*~SC~ (VTD 29.9 mA cm^−2^ vs. RTE 25.3 mA cm^−2^), but also enables higher carrier concentration within the absorber layer and therefore wider quasi-Fermi level splitting and improved *V*~OC~ (VTD 0.42 V vs. RTE 0.39 V).

Morphology and crystallization of Sb~2~Se~3~ films {#Sec6}
--------------------------------------------------

We now study the material origin of the improved device performance. The scanning electron microscopy (SEM) top view images of Sb~2~Se~3~ films deposited on glass/ITO/CdS substrates by VTD and RTE are shown in Fig. [4a, b](#Fig4){ref-type="fig"}, respectively. The grains of VTD-fabricated film are obviously larger than that of Sb~2~Se~3~ film from RTE process. We statistically analyzed the distribution of grain size from the two SEM top view images. Figure [4c](#Fig4){ref-type="fig"} depicts the histograms of the grain size. The average grain size of VTD-fabricated film was 382 nm with a standard deviation of 79 nm, whereas the RTE-derived Sb~2~Se~3~ film had an average size of 297 nm and a standard deviation of 82 nm. The cross-sectional SEM images of Sb~2~Se~3~ solar cells fabricated by VTD and RTE methods are shown in Fig. [4d, e](#Fig4){ref-type="fig"}, respectively. Device structures in both cases were the same: ITO/CdS/Sb~2~Se~3~/Au. The Sb~2~Se~3~ layers were compact and well adherent to the CdS with the same thickness of about 900 nm. We compared XRD patterns of the two Sb~2~Se~3~ layers, measured under identical conditions, as shown in Fig. [4f](#Fig4){ref-type="fig"}. Obviously, both films were favorably orientated along \[221\] direction. However, the XRD intensity of VTD-fabricated film was much stronger than that of RTE-fabricated film, indicating much higher crystallinity was obtained by VTD process. The SEM and XRD results both demonstrate VTD-fabricated Sb~2~Se~3~ films have larger grains and higher crystallinity compared with RTE-fabricated films. It should be noted that, for RTE-fabricated Sb~2~Se~3~ film, the distance between evaporation source and substrate was merely 0.8 cm, and the deposition was carried out on 350 °C substrate for 35 s^[@CR1],\ [@CR2]^, while the corresponding value in the VTD process was 21 cm, 390 °C and 2 min, respectively. Longer traveling distance could increase the collision probability between Sb~*x*~Se~*y*~ particles and gas molecules, reduce the momentum of these particles when impinge onto the substrate and hence decrease the occurrence of nucleation. Less nucleus within the film, accompanied with higher substrate temperature and longer film growth duration, enabled the VTD-derived Sb~2~Se~3~ film with larger grain size and better grain crystallinity^[@CR21]^.Fig. 4Characterization of Sb~2~Se~3~ films and interface analysis of CdS/Sb~2~Se~3~ devices. SEM top-view images of **a** VTD-fabricated and **b** RTE-fabricated Sb~2~Se~3~ films. **c** Histogram of grain size in VTD-fabricated and RTE-fabricated Sb~2~Se~3~ films. Cross-sectional SEM images of **d** VTD-fabricated and **e** RTE-fabricated CdS/Sb~2~Se~3~ devices. **f** XRD of VTD-fabricated and RTE-fabricated Sb~2~Se~3~ films. SIMS depth analysis of **g** VTD-fabricated and **h** RTE-fabricated devices. **i** *C-V* profiling and DLCP for VTD- and RTE-fabricated devices

Interfacial properties of the devices {#Sec7}
-------------------------------------

For all thin film photovoltaic devices with CdS as buffer layer, Cd diffusion at the interface is always observed^[@CR32],\ [@CR33]^. To check the Cd diffusion in our devices, we measured their composition distribution by secondary ion mass spectroscopy (SIMS) depth profiling. As shown in Fig. [4g, h](#Fig4){ref-type="fig"}, Cd diffusion was observed in both VTD-fabricated and RTE-fabricated CdS/Sb~2~Se~3~ devices. The deeper Cd diffusion (greater than 200 nm) than that (greater than 100 nm) in RTE-fabricated device was found in VTD-fabricated device. As CdS buffer layer was prepared following identical procedures, we deduced that the different Cd-diffused depth was certainly caused by the different deposition techniques: for VTD process, substrate temperature was about 390 °C and deposition lasted for 2 min, while in RTE process the corresponding values were 350 °C and 35 s, respectively^[@CR1],\ [@CR2]^. Because diffusion is driven thermally, higher substrate temperature and longer deposition time resulted in more Cd diffusion in VTD-fabricated device. As we reported before^[@CR32]^, Cd diffusion converted p-type Sb~2~Se~3~ into n-type, and resulted in a buried homojunction at CdS/Sb~2~Se~3~ interface. This could reduce the interface defects and recombination at the heterojunction interface^[@CR34]^, being beneficial for device performance.

Therefore, we further measured interfacial defects using capacitance-voltage (*C-V*) profiling and deep-level capacitance profiling (DLCP) techniques^[@CR1],\ [@CR35],\ [@CR36]^. Generally, the defects density obtained from *C-V* profiling (*N*~CV~) includes the response of free carriers, and bulk and interfacial defects, while the defect density obtained from DLCP measurement (*N*~DLCP~) represents the response only from the free carrier and the bulk defects^[@CR1],\ [@CR36]^. Thus, we can characterize the defect density at CdS/Sb~2~Se~3~ interface by the difference between *N*~CV~ and *N*~DLCP~. As shown in Fig. [4i](#Fig4){ref-type="fig"}, obviously, the difference between *N*~CV~ and *N*~DLCP~ of RTE-fabricated device is much higher than that of VTD-fabricated device, indicating lower defect density at VTD-fabricated CdS/Sb~2~Se~3~ interface. Because the doping concentration of CdS was much higher than in Sb~2~Se~3~ film^[@CR3],\ [@CR6]^, almost all depletion width (*W*~d~) extended in Sb~2~Se~3~ layer. Here the volume to surface ratio is *W*~d~, the interfacial defect density of RTE-fabricated and VTD-fabricated devices was calculated to be about 2.1 × 10^11^ cm^−2^ and 2.8 × 10^10^ cm^−2^, respectively. The interfacial defect density in VTD-fabricated Sb~2~Se~3~ solar cell is also much lower than that (1.22 × 10^11^ cm^−2^) in RTE-fabricated Sb~2~Se~3~ solar cell with ZnO as buffer layer^[@CR1]^. Consequently, we concluded that the promoted interfacial diffusion had effectively reduced interface defects. This is reminiscent of our previous observation that the performance of RTE-fabricated and thermally evaporated CdS/Sb~2~Se~3~ solar cells always improved when stored in ambient air for a few days^[@CR2],\ [@CR6]^. Similar effect has also been demonstrated in CdS/CdTe solar cells that the interfacial diffusion reduced interfacial lattice mismatch and defects, then reduced the current loss and improved device efficiency^[@CR33]^.

Deep defects in VTD- and RTE-fabricated devices {#Sec8}
-----------------------------------------------

We subsequently investigated the deep defects in CdS/Sb~2~Se~3~ solar cells fabricated via VTD and RTE processes to demonstrate how the trap-assisted recombination was reduced in VTD-fabricated device. DLTS is a well-accepted powerful tool to investigate defect energy level, type and concentration in thin film photovoltaics^[@CR14],\ [@CR15],\ [@CR37]--[@CR40]^. It uses the transient capacitance of p--n junction at different temperature as a probe to monitor the changes in charge state of a deep defect center^[@CR41]^. Traps in the device are filled by carriers through applying a voltage pulse to the device, which changes the capacitance associated with p--n junction of the device^[@CR42]^.

We comparatively analyzed the deep-level defects in VTD-fabricated and RTE-fabricated Sb~2~Se~3~ films by DLTS. Herein, we adopted DLTS with minority carriers injection (inj-DLTS) to detect both electron and hole traps in Sb~2~Se~3~ films^[@CR37],\ [@CR38],\ [@CR40],\ [@CR43]^. As shown in Fig. [5a](#Fig5){ref-type="fig"}, during the measurement, a quiescent reverse bias (*V*~reverse~) was first applied to the junction for forming a depletion width in Sb~2~Se~3~ layer. Then, a forward pulse voltage (*V*~fill~) was applied to fill the traps in the depletion region. If we set *V*~fill~ \< 0, the junction was under reverse bias, and there were only holes injected into the depletion region to fill the traps, and only hole traps were detected. If we set *V*~fill~ \> 0, under forward bias condition, both electrons and holes were injected into the depletion region, and thus both electron and hole traps could be detected (inj-DLTS)^[@CR37],\ [@CR38],\ [@CR40]^.Fig. 5DLTS analysis of VTD- and RTE-fabricated CdS/Sb~2~Se~3~ solar cells. **a** Schematic demonstration of the mechanism of DLTS measurement. **b** Variation of depletion width and the process of holes being trapped and emitted during the measurement. **c** DLTS signals of VTD-fabricated and RTE-fabricated devices at *t*~1~/*t*~2~ = 1 ms/10 ms. **d** Arrhenius plots obtained from DLTS signals. *C*~*t*0--~ and *W*~*t*0--~ are the junction capacitance and the depletion width at the moment before pulse voltage ended, respectively. *C*~*t*0+~ and *W*~*t*0+~ are the junction capacitance and the depletion width at the moment after pulse voltage ended, respectively

Here, we take the hole traps as an example to elaborate the change of transient capacitance caused by holes capture and emission (Fig. [5a](#Fig5){ref-type="fig"}). Figure [5b](#Fig5){ref-type="fig"} shows the corresponding variation of depletion width (*W*~d~) and the process of holes being trapped and emitted, before and after the pulse voltage applied. *C*~0~ represents the steady-state junction capacitance at *V*~reverse~ bias. When *V*~fill~ was applied and held for a while, *W*~d~ narrowed down to *W*~*t*0--~ and the hole trap defects were filled. Once *V*~fill~ pulse relaxed, *W*~d~ broadened to *W*~*t*0+~ and capacitance decreased to *C*~*t*0+~ instantaneously. *W*~*t*0+~ was even larger than *W*~0~ because some holes had been trapped in depletion region. Over the course of time, the trapped holes were gradually and eventually completely emitted from the occupied deep level. Then, *W*~d~ shrank to *W*~0~ and the capacitance returned to steady state (*C*~0~). As the state of activated defects was determined by the temperature, a sequence of transient capacitance was thus measured at different sample temperature, and capacitance changes within a time window vs. the different temperatures was sampled as DLTS signal. We took a fixed time window between *t*~1~ and *t*~2~ (Fig. [5a](#Fig5){ref-type="fig"}), and then the corresponding hole emission rate *e*~p~ can be expressed by Eq. ([1](#Equ1){ref-type=""}):^[@CR15]^$$\documentclass[12pt]{minimal}
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As shown in Fig. [5a](#Fig5){ref-type="fig"}, the capacitance change within the time window is Δ*C=C*~*t*2~*−C*~*t*1~, which depends on the sample temperature. DLTS signal can be reflected from the variation of Δ*C*/*C*~0~ with different sample temperatures. Besides, based on the changing of capacitance during the discharging process of traps, the hole traps and electron traps can be differentiated by positive and negative Δ*C*, respectively.

DLTS results of VTD-fabricated and RTE-fabricated CdS/Sb~2~Se~3~ devices are shown in Fig. [5c](#Fig5){ref-type="fig"}. One negative and two positive peaks were found in both devices, indicating one electron trap (E1) and two hole trap defects (H1 and H2) in Sb~2~Se~3~ films. The activation energy and capture cross-section of traps can be obtained from Arrhenius plot based on Eqs. ([2](#Equ2){ref-type=""}) and ([3](#Equ3){ref-type=""}):^[@CR15],\ [@CR38]^$$\documentclass[12pt]{minimal}
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where *e*~n~ and *e*~p~ represents electron and hole emission rate, respectively, which can be obtained by Eq. ([1](#Equ1){ref-type=""}); *σ*~p~ and *σ*~n~ are capture cross-section of hole and electron traps, respectively, *T* is the temperature, and *k*~B~*T* is the thermal energy. In addition, *m*~p~^*\**^ and *m*~n~^*\**^ respectively represent effective mass of hole and electron, and *E*~T~, *E*~C~ and *E*~V~ are the energy level of defect, conduction and valence bands, respectively. Figure [5d](#Fig5){ref-type="fig"} shows the Arrhenius plot obtained from Fig. [5c](#Fig5){ref-type="fig"}, by the varied *e* (hole or electron emission rate) corresponding to the DLTS peak positions in temperature according to Eqs. ([2](#Equ2){ref-type=""}) and ([3](#Equ3){ref-type=""}). Activation energy (*E*~T~ − *E*~V~ or *E*~C~ − *E*~T~) of the trap can be calculated from the slope of ln(*e*~p~*/T*^*2*^) or ln(*e*~n~*/T*^*2*^) vs. 1/*k*~B~*T* plot, and the capture cross-section could be extracted from the *y*-intercept. The trap concentration (*N*~T~) can be obtained from the Eq. ([4](#Equ4){ref-type=""})^[@CR15],\ [@CR39]^:$$\documentclass[12pt]{minimal}
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                \begin{document}$$N_{\mathrm{T}} = \frac{{2\Delta C_{{\mathrm{max}}}}}{{C_0}}N_{\mathrm{A}},$$\end{document}$$here *N*~A~ is the net acceptor concentration in Sb~2~Se~3~ film, which can be obtained from *C-V* profiling (Fig. [4i](#Fig4){ref-type="fig"}); Δ*C*~max~ equals to the difference between *C*~*t*0+~ and *C*~0~ (Fig. [5a](#Fig5){ref-type="fig"}).

Based on the above fitting results and calculation, the defect parameters of VTD- and RTE-fabricated Sb~2~Se~3~ solar cells are summarized in Table [1](#Tab1){ref-type="table"}. The properties of deep defects in Sb~2~Se~3~ film are experimentally uncovered. By comparing the activation energies of these trap defects, we find that they are similar in both devices, indicating the same origins of these defects. To investigate whether Cd diffusion affects the DLTS results, we measured the variation of depletion width with the applied bias, as shown in Supplementary Fig. [8](#MOESM1){ref-type="media"}. The depletion width of VTD- and RTE-fabricated devices decreased from 430 and 324 nm to 240 and 255 nm with the bias pulse changing from −0.5 V to 0.4 V, respectively. However, the Cd diffusion depths in VTD- and RTE-fabricated Sb~2~Se~3~ layers are about 200 nm and 100 nm from SIMS results, respectively. Thus, the Cd ions located outside the detected depletion region and had no effect on DLTS result. The defects only originate from the intrinsic Sb~2~Se~3~.Table 1Defect parameters of VTD- and RTE-fabricated Sb~2~Se~3~ solar cellsDefects*E*~T~ (eV)*σ* (cm^2^)*N*~T~ (cm^−3^)VTD-H1*E*~V ~+ 0.48 ± 0.071.5 × 10^−17^1.2 × 10^15^VTD-H2*E*~V ~+ 0.71 ± 0.024.9 × 10^−13^1.1 × 10^14^VTD-E1*E*~C~ − 0.61 ± 0.034.0 × 10^−13^2.6 × 10^14^RTE-H1*E*~V ~+ 0.49 ± 0.032.2 × 10^−16^1.2 × 10^14^RTE-H2*E*~V ~+ 0.74 ± 0.047.7 × 10^−13^2.3 × 10^15^RTE-E1*E*~C~ − 0.60 ± 0.021.6 × 10^−12^1.7 × 10^15^

In our VTD and RTE facilities, Se vapor is always excess for its higher vapor pressure than Sb and Sb~2~Se~3~, so the Sb~2~Se~3~ films are actually slightly Se rich^[@CR1],\ [@CR2]^. Our previous ab initio calculation of the intrinsic defects in Sb~2~Se~3~ has demonstrated that the dominant acceptor defects are antimony vacancy (V~Sb~) and selenium antisite (Se~Sb~) defects under Se-rich condition^[@CR11]^. Therefore, we tentatively attributed H1 and H2 defects to V~Sb~ and Se~Sb~ defects, respectively. As reported by Tumelero et al.^[@CR44]^, the antisite defects dominated the distribution of defects in trichalcogenides due to the similar sizes of the constituent atoms. Our previous simulation also showed that Se~Sb~ and antimony antisite (Sb~Se~) are acceptor and donor defects, respectively^[@CR11]^. Consequently, the E1 defect is most likely associated with the formation of Sb~Se~ antisite defects. Interestingly, E1 and H2 always have similar densities with each other in both VTD- and RTE-fabricated samples, which indicate that antisite defect pairs formed in Sb~2~Se~3~ films, presumably forming \[Sb~Se~+Se~Sb~\] complex. Please also note that using VTD process reduced the density of these antisite defect pairs by more than an order of magnitude (Table [1](#Tab1){ref-type="table"}).

The energy levels of defects in the two samples are depicted in Fig. [6a, b](#Fig6){ref-type="fig"}, respectively. Herein, the conduction band, valence band and Fermi levels were obtained from ultraviolet photoelectron spectroscopy (UPS) and Tauc plots by transmission spectra of Sb~2~Se~3~ films (Supplementary Fig. [9](#MOESM1){ref-type="media"}). Clearly, the energy levels of H2 and E1 are above the Fermi level (*E*~F~) in both samples, and H1 is under *E*~F~. To analyze the influence of defects on the photo-generated carrier recombination, energy band and defect energy levels of CdS/Sb~2~Se~3~ device in the dark and under illumination are depicted in Fig. [6c, d](#Fig6){ref-type="fig"}, respectively. Due to thermal equilibrium, the energy band of Sb~2~Se~3~ bended downward around the hetero-interface, which led to the same Fermi level in CdS and Sb~2~Se~3~ layers. Under illumination, as depicted in Fig. [6d](#Fig6){ref-type="fig"}, the photo-generated electrons were driven into CdS layer, prompting electron quasi-Fermi level (*E*~Fn~) to move upward in CdS. Meanwhile the photo-generated holes resulted in the hole quasi-Fermi level (*E*~Fp~) shifting downward in Sb~2~Se~3~ layer. The shift of quasi-Fermi levels is positively correlated with the nonequilibrium carrier concentration. The difference between the two quasi-Fermi levels determines *V*~OC~ of the solar cell^[@CR14]^.Fig. 6Influence of defect levels on the CdS/Sb~2~Se~3~ solar cells. Energy states and defect level of **a** VTD-fabricated and **b** RTE-fabricated Sb~2~Se~3~ films. Energy band diagrams at CdS/Sb~2~Se~3~ interface **c** in the dark and **d** under illumination

We now discuss influence of defects in working conditions. The position of *E*~Fp~ is always dependent on illumination intensity, and Fig. [6d](#Fig6){ref-type="fig"} revealed the situation under AM1.5 irradiation. The intersections of *E*~F~ and defect levels can be used as boundaries to differentiate whether the defects are charged or not during the shifting of quasi-Fermi level^[@CR45]^. Clearly, H1 state is under Fermi level and submersed in electrons, so H1 defects always stay inert. In contrast, H2 and E1 defect states are mostly above *E*~F~ and they are active in trapping holes and electrons, respectively. These trapped photo-generated carriers would most probably contribute to recombination loss. Furthermore, the energy levels of H2 and E1 are located near to the midgap, which significantly increase the recombination possibility of photo-generated carriers^[@CR46]^. Therefore, the H2 and E1 are the dominant defects that influence the shift of quasi-Fermi levels and trap-assisted recombination, and then the *V*~OC~ and *J*~SC~ of the solar cells. Moreover, due to the higher defect density of H2 and E1 than carrier concentration (about 10^13^ cm^−3^) in Sb~2~Se~3~ layer^[@CR3]^, the *E*~Fp~ would be more likely to be pinned near E1 and H2 levels. Obviously, both of H2 and E1 have lower defect density in VTD-fabricated sample, which could lead to relatively larger *E*~Fp~ downshifting and suppressed trap-assisted recombination, explaining the better *V*~OC~ and *J*~SC~ in VTD-fabricated Sb~2~Se~3~ solar cells.

Discussion {#Sec9}
==========

We have demonstrated that VTD technique can greatly enhance the performance of Sb~2~Se~3~ thin film solar cells by increasing the crystallinity of Sb~2~Se~3~ films, reducing the interface and bulk defects in the devices, and prolonging the carrier lifetime. Specifically, we believe the advantages of VTD over RTE are based on two features. First, the substrate temperature in VTD process can be regulated independently by changing the distance between source and substrate, thus permitting higher substrate temperature (VTD 390 °C vs. RTE 350 °C). The higher substrate temperature resulted in improved crystallinity (threefold enhancement in XRD peak intensity) and average grain size (VTD 382 nm vs. RTE 297 nm) of Sb~2~Se~3~ films. Second, the slower deposition of Sb~2~Se~3~ films (VTD 2 min vs. RTE 35 s) enables less film imperfection (Se~Sb~+Se~Sb~ antisite complex and V~Sb~ vacancy), as reflected by the reduced bulk defect density (VTD 10^14^ cm^−3^ vs. RTE 10^15^ cm^−3^) and interfacial defect density (VTD 2.8 × 10^10^ cm^−2^ vs. RTE 2.1 × 10^11^ cm^−2^), and increased carrier lifetime (VTD 1339 ps vs. 1149 ps). Overall, all these advantages facilitated the fabrication of high-quality Sb~2~Se~3~ films, leading to increased *V*~OC~, *J*~SC~ as well as FF (VTD: 0.42 V, 29.9 mA cm^−2^, 60.4% vs. RTE: 0.39 V, 25.3 mA cm^−2^, 56.4%). The champion device achieved the efficiency record 7.6%, much higher than SnS, Cu~2~O and FeS~2~ solar cells which have been studied for many years^[@CR47]--[@CR49]^. The fabrication of record efficiency Sb~2~Se~3~ solar cells employing vapor transport deposition, a technique with proven high turnaround and low cost for commercial CdTe solar cells, further strengthens the great potential of our Sb~2~Se~3~ thin film photovoltaics.

On the other hand, we find that the deep defect density in the best-performing Sb~2~Se~3~ solar cells is about 10^14^ to 10^15^ cm^−3^, which is much higher than that (10^11^ to 10^13^ cm^−3^) in CdTe solar cells^[@CR50]^. These abundant deep defects could pin the quasi-Fermi level near H2 and E1 defect states, which provides a plausible explanation for the low *V*~OC~ observed in all Sb~2~Se~3~ solar cells reported so far, despite various device configuration and film preparation methods have been explored^[@CR1]--[@CR12],\ [@CR19],\ [@CR32],\ [@CR51]^. We suggest that future research on tightly controlling Se and Sb components in the vapor, their strictly stoichiometric condensation into the film and the growth of highly crystalline film should be carried out to minimize these deep defects and maximize device performance.

In summary, we have obtained the superstrate CdS/Sb~2~Se~3~ thin film solar cell with a certified efficiency of 7.6% (*V*~OC~ of 0.42 V, *J*~SC~ of 29.9 mA cm^−2^ and FF of 60.4%), which was promoted by the VTD-fabricated Sb~2~Se~3~ absorber layer. Compared with the previous reports on Sb~2~Se~3~ solar cells^[@CR1]--[@CR6],\ [@CR8]--[@CR12],\ [@CR19],\ [@CR20]^, VTD process reduced the density of deep defects and subsequently suppressed trap-assisted recombination in Sb~2~Se~3~ films, resulting in longer carrier lifetime and better device performance. These encouraging results highlight the potential of Sb~2~Se~3~ solar cells for high-efficiency photovoltaic devices.

Methods {#Sec10}
=======

Sb~2~Se~3~ solar cell fabrication {#Sec11}
---------------------------------

All solar cells were deposited on ITO (In~2~O~3~:Sn) transparent conductive glass supplied by Kaivo, with sheet resistance of 6.5 to 6.8 ohm sq^−1^, transmittance of 78.8 to 79.6% and ITO thickness of about 200 nm. The ITO substrates were cleaned using detergent, acetone, isopropanol, ethanol and deionized water in sequence. CdS buffer layer was deposited by chemical bath deposition^[@CR7]^. CdS layers were treated with H~2~O~2~ (30 wt%) and 20 mg ml^−1^ CdCl~2~ (Aladdin) absolute methanol solution by spin coating, respectively, baked on the hotplate at 400 °C for 5 min in air ambient and then cooled down naturally. Following that, VTD process was used to deposit Sb~2~Se~3~ films. As shown in Fig. [1a](#Fig1){ref-type="fig"}, 0.25 g Sb~2~Se~3~ powder (99.999% purity, Jiangxi Ketai) was put into a quartz crucible and placed in the center of VTD system (a single temperature zone tube furnace, MTI, Hefei, China). The ITO/CdS substrate was immobilized on a graphite support and then placed at the right end of the quartz tube. Substrate temperature was regulated by changing the distance between substrate and the center of the heater. Vacuum was pumped by a mechanical pump and the stabilized chamber pressure was controlled by varying the ventilation power of the pump. The heating temperature of VTD system was raised to the targeted evaporation temperature with a ramp rate of 20 °C min^−1^ and kept for 2 min to obtain a desired Sb~2~Se~3~ film thickness. Then, we turned off the power to stop the deposition and finally took the sample out when it was naturally cooled down to about 100 °C. After that, gold back-contact electrodes (0.091 cm^2^ area, 100 nm thick) were evaporated by the resistance evaporation thin film system (Beijing Technol Science) under a vacuum pressure of 5 × 10^−3^ Pa. To optimize the quality of Sb~2~Se~3~ film and the performance of device, we systematically investigated the evaporation temperature of VTD system from 480 to 520 °C, the pressure from 2.8 to 5.3 Pa and the substrate distance from 19 to 23 cm. When the evaporation temperature was investigated, the pressure and the distance were set as 4 Pa and 22 cm, respectively. The optimized evaporation temperature and the distance of 22 cm were adopted for pressure investigation, and then the optimized temperature and pressures were used to investigate the substrate distance.

Material characterization {#Sec12}
-------------------------

Material and device characterization are similar to previous report^[@CR1],\ [@CR2],\ [@CR11]^. XRD of Sb~2~Se~3~ films was performed using a Philips X'Pert Pro diffractometer with Cu Kα radiation (*λ* = 1.54 Å). SEM measurement was carried out with FEI Nova Nano SEM450. SIMS (IMS-4f, CAMECA instruments) was used to investigate the element distribution along the depth in the devices. UPS was used to investigate the Fermi level and valence band of Sb~2~Se~3~ films. Experiments were performed using a He I (21.21 eV) gas discharge lamp in a Kratos AXIS-ULTRA DLD-600W x-ray photoelectron spectroscopy measurement system and recorded at 0 V samples bias in an ultrahigh vacuum chamber. The surface of Sb~2~Se~3~ films was etched before UPS measurement. Ultraviolet--visible near-infrared transmission spectra (Perkin Elmer Instrument, Lambda 950 using integrating sphere) were measured to determine the bandgap of Sb~2~Se~3~ films.

Device characterization {#Sec13}
-----------------------

*J-V* curve and PCE of the champion CdS/Sb~2~Se~3~ solar cell was independently measured by National Institute Metrology (NIM), using the Class AAA Solar Simulator with double-light source (SAN-EI ELECTRIC, XHS-2350M1, 100 mW cm^−2^, AM1.5 illumination) in air ambient at room temperature. A metal mask was used to define the area of incident light. The area (9.099 mm^2^) was also measured by NIM. The light intensity was calibrated by a standard Si-reference solar cell. A Keithley 2400 Source Meter was used to acquire *J-V* data. The external quantum efficiency of solar cells was measured using the light source generated by a 300 W xenon lamp of Newport (Oriel, 69911) and then split into specific wavelengths by a Newport Oriel Cornerstone 130 1/8 Monochromator (Oriel, model 74004). A standard silicon detector (70356_70316NS_455) was used for the calibration. The capacitance-voltage (*C-V*) profiling and DLCP data were measured using Keithley 4200. *C-V* measurements were performed at room temperature in an electromagnetic shielding box at a frequency of 100 kHz and a.c. amplitude of 30 mV. The d.c. bias voltage was scanned from −1.0 V to 0.3 V. DLCP measurements were performed with a.c. amplitude from 0.02 V to 0.14 V and d.c. bias voltage from −0.2 V to 0.2 V. DLTS measurement were performed by Semetrol DLTS system (Semetrol, LLC, USA) on the two typical devices. The temperature was scanned between 100 and 380 K, at a heating rate of 2 K min^−1^. The reverse bias voltage was −0.5 V. The filling pulse voltage and width were 0.4 V and 1 ms, respectively. At every scanning temperature point, the transient capacitance was measured 20 times for obtaining the average value. Transient absorption spectroscopy was pumped by 500 nm laser pulses (Light Conversion, Pharos, 350 fs duration pulses, 5 kHz repetition rate) and probed at 940 nm. The time delay was adjusted by changing the path length of the probe.
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